

**METHOD AND SYSTEM FOR FABRICATING A COPPER BARRIER LAYER  
WITH LOW DIELECTRIC CONSTANT AND LEAKAGE CURRENT****BACKGROUND**

[0001] The present disclosure relates to semiconductor fabrication process, and more particularly to a method and system for fabricating a copper barrier layer with low dielectric constant and leakage current.

[0002] Conventional semiconductor devices comprise a semiconductor substrate, normally of monocrystalline silicon, and a plurality of sequentially formed dielectric interlayers and conductive patterns. An integrated circuit is formed containing a plurality of conductive patterns comprising conductive lines separated by interwiring spacings, and a plurality of interconnect lines, such as bus lines, bit lines, word lines and logic interconnect lines. Typically, the conductive patterns on different layers, i.e., upper and lower layers, are electrically connected by a conductive plug filling a via opening, while a conductive plug filling a contact opening establishes electrical contact with an active region on a semiconductor substrate, such as a source/drain region. Conductive lines formed in trench openings typically extend substantially horizontal with respect to the semiconductor substrate. Semiconductor "chips" comprising five or more levels of metallization are becoming more prevalent as device geometries shrink to submicron levels.

[0003] A conductive plug filling a via opening is typically formed by depositing a dielectric interlayer on a conductive layer comprising at least one conductive pattern, forming an opening through the dielectric interlayer by conventional

photolithographic and etching techniques, and filling the opening with a conductive material, such as copper (Cu). Excess conductive material on the surface of the dielectric interlayer can be removed by chemical-mechanical polishing (CMP). One such method is known as damascene and basically involves the formation of an opening which is filled in with a metal. Dual damascene techniques involve the formation of an opening comprising a lower contact or via opening section in communication with an upper trench opening section, which opening is filled with a conductive material, typically a metal, to simultaneously form a conductive plug in electrical contact with a conductive line.

[0004] High performance microprocessor applications require rapid speed of semiconductor circuitry. The control speed of semiconductor circuitry varies inversely with the resistance and capacitance of the interconnection pattern. As integrated circuits become more complex and feature sizes and spacings become smaller, the integrated circuit speed becomes less dependent upon the transistor itself and more dependent upon the interconnection pattern. Thus, the interconnection pattern limits the speed of the integrated circuit.

[0005] Copper (Cu) and Cu alloys have recently received considerable attention as a replacement material for Al or W in VLSI interconnect metallizations. Cu has a lower resistivity than Al, and has improved electrical properties vis-a-vis W, making Cu a desirable metal for use as a conductive plug as well as conductive wiring. However, Cu does not exhibit high electromigration resistance and readily diffuses through silicon dioxide, the typical dielectric interlayer material, and adversely affects the devices. Due to Cu diffusion through the dielectric

interlayer, Cu interconnect structures must be encapsulated by a diffusion barrier layer. Typical diffusion barrier metals include tantalum (Ta), tantalum nitride (Ta<sub>2</sub>N<sub>3</sub>), titanium nitride (TiN), titanium tungsten (TiW), or Si<sub>3</sub>N<sub>4</sub>. The use of such barrier materials to encapsulate Cu is not limited to the interface between Cu and the dielectric interlayer, but includes interfaces with other metals as well.

[0006] As such, an improved Cu barrier layer needs to be found so that the dielectric constant and the leakage current characteristics can be improved as well.

## SUMMARY

[0007] A method is disclosed for reducing metal diffusion in a semiconductor device by using a SiCNO based diffusion barrier layer. After forming a first metal portion over a substrate, a silicon carbon nitro-oxide (SiCNO) layer is deposited on the first metal portion. A dielectric layer is deposited over the SiCNO layer, and an opening is generated in the SiCNO layer and the dielectric layer for a second metal portion to be connected to the first metal portion, wherein the SiCNO layer reduces the diffusion of the first metal portion into the dielectric layer.

[0008] These and other aspects and advantages will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, illustrating by way of example the principles of the disclosure.

**BRIEF DESCRIPTION OF THE DRAWINGS**

[0009] Figs. 1A-1E schematically illustrate sequential phases of a method in accordance with an example of the present disclosure for fabricating a diffusion barrier layer.

[0010] Fig. 2 illustrates sequential phases of a method fabricating a diffusion barrier layer in accordance with another example of the present disclosure.

[0011] Fig. 3 illustrates an atomic structure of the SiCNO.

**DESCRIPTION**

[0012] A method is disclosed for fabricating a copper barrier layer with low dielectric constant and leakage current. The examples shown in the present disclosure provides solutions to the poor electromigration resistance problem of Cu metallization in a cost effective and efficient manner.

[0013] In accordance with the examples of the present disclosure, a silicon carbon nitro-oxide (SiCNO) layer is provided that has a low leakage current and is effective in preventing metal atoms from migrating or diffusing through the SiCNO layer. Thus, when compared to conventional silicon carbide (SiC) or silicon carbon nitride (SiCN) layers, the SiCNO layer, while similarly effective in blocking the migration of metal atoms through the layer, also exhibits a lower leakage current. Therefore, the SiCNO layer can be used as a diffusion barrier between a metal layer and a dielectric layer to replace the conventional SiC or SiCN diffusion barrier layer. The SiCNO layer can also be used as an etch stop layer, such as in a dual damascene process, or a sealing or passivation layer for scratch protection.

[0014] As employed throughout the disclosure, Cu is intended to encompass elemental Cu as well as any Cu containing materials such as Cu-based alloys exhibiting the electrical properties of Cu including Cu alloys containing minor amounts of silicon and/or Al.

[0015] Furthermore, openings formed in accordance with the present disclosure can be implemented by damascene techniques, including dual damascene techniques. The openings formed in the dielectric layer can be via holes which are filled with Cu to form a via interconnecting upper and lower metal lines, or a contact hole in which case the Cu filled hole electrically connects a first metal level line with a source/drain region in a semiconductor substrate. The opening in the dielectric layer can also be a trench, in which case the filled trench forms an interconnection line. The opening can also be formed by dual damascene techniques, in which case a via/contact communicating with a line is simultaneously formed by Cu deposition.

[0016] Figs. 1A-1E illustrate a process to produce a dual damascene structure 100 in which a diffusion barrier layer (DBL) is desired. A copper (Cu) containing line 102 is first deposited on a substrate 103 using conventional methods. The Cu surface can be improved by removing of any copper oxide that may be remaining on the surface. Typically a hydrogen (H<sub>2</sub>) or an ammonia (NH<sub>3</sub>) plasma based reduction is used before the deposition of the DBL. This copper surface reduction to remove CMP residue (e.g., Cu oxide or Cu) can be performed in a PECVD or a HDP chamber. This reduction has the benefit of removing CMP residues from the CMP step and the clean that follows.

[0017] In order to generate the effective DBL, on top of Cu line 102, a Si precursor material 104 to form the DBL is first deposited. In Fig. 1B, the precursor material 104 is then refined by going through oxygen, carbon, and nitride doping to form the eventual product SiCNO as the ultimate DBL 106A in Fig. 1C.

[0018] In Fig. 1C, after the deposition of DBL 106A, an interlevel dielectric (ILD) layer 108 is deposited thereon. The thickness of ILD layer 108 is such that both a line and a via can be defined. The ILD layer 108 is etched in a two-step etch so that a via 110 and a line 112 can be fabricated in the "inlaid" dual damascene fashion, as is known to those skilled in the art (as shown in Fig. 1D and 1E). A "timed" etch can be used to first etch a hole (for the via as shown in Fig. 1D) and then etch a trench (for the line as shown in Fig. 1E) in the ILD layer 108. The via hole etch also etches the underlying portion of the DBL 106A to allow contact with the underlying metal line. A connection metal material can be filled in the via and line as the underlying metal line. The connection metal material can be the same Cu containing material or any other material that makes good adhesion and connection to the underlying Cu containing metal. Another layer of the DBL 106B can be deposited on top of the metal in the via and the ILD layer 108 to seal the metal from diffusion. It is noticed that a sidewall diffusion barrier layer 111 can also be optionally formed on the sidewalls of the via and trench regions. The sidewall diffusion barrier layer 111 can be the same SiCNO based material.

[0019] Alternatively, an "etch stop" layer or DBL 113 can be used for etching the hole and trench, as shown in Fig. 2. A first ILD layer 114A is deposited over the DBL 106A, where the thickness of ILD layer is approximately the height of the

via 110. The ILD layer 114A is patterned and etched to create the via hole 110. The portion of the DBL over the via hole is also etched to expose the underlying metal line. The DBL 113 is deposited over the ILD layer 114A, followed by deposition of a second ILD layer 114B, wherein the second ILD layer 114B reaches a predetermined height. The second ILD layer 114B is then patterned and etched to create the trench 112. And, a second DBL 106B can also be deposited to seal the metal in the ILD layers 114A and 114B. The DBL layer 113 is also known as an etch stop layer because it prevents the etching of the second ILD layer 114B from continuing into the first ILD layer 114A. As it may be appreciated by one skilled in the art, the layers 106A, 114A, 113, and 114B can be all stacked up and the etching processes can be conducted from top down in multiple steps to make the via 110 and trench 112. It is noticed that although not shown in Fig. 2, a sidewall diffusion barrier layer like the one in Fig. 1E can also be formed on the sidewalls of the via and trench regions for blocking metal diffusion.

[0020] For example, after the etch processes creating the via hole and trench are completed, a metallic (conductive) diffusion barrier deposition (not shown) is created. Over the metallic diffusion barrier layer, a Cu seed layer is deposited, typically about 1500 .ANG. thick. The Cu seed is deposited so as to allow electroplated Cu to fill the trench and the via hole without voids. The next step is the electroplating or the electrofill of the trench and the via hole, as is known to those skilled in the art. Once the Cu fill is completed, a desired line and via are formed in the trench and via hole, respectively. The above described process can then be repeated to form a desired multi-level structure.

[0021] The SiCNO layer can be deposited in various ways. The creation of SiCNO can be done by depositing the silicon precursor material by exposing it to oxygen, nitride, and carbon sources. The chemical reaction can be represented as:



In another example, the SiCNO can be obtained by exposing SiCN to oxygen source such as CO<sub>2</sub> or N<sub>2</sub>O. One suitable method involves deposition in a plasma enhanced chemical vapor deposition (PECVD) chamber. In PECVD, the desired feed gases are reacted by passing them through a plasma field. The plasma used in such processes can comprise energy derived from a variety of sources such as electric discharges, electromagnetic fields in the radio-frequency or microwave range, lasers or particle beams. The specific frequency, power, and pressure are generally adjusted for the application, wafer size, reaction chamber, etc. In addition, those skilled in the art will understand that the rate of film deposition in PECVD processes may increase with the amount of bias power applied to the wafer.

[0022] One way of depositing SiCNO using PECVD deposition involves feeding SiH(CH<sub>3</sub>)<sub>3</sub> or Si(CH<sub>3</sub>)<sub>4</sub>, CO<sub>2</sub> or O<sub>2</sub>, and NH<sub>3</sub> to the PECVD chamber. Table 1 below lists the gases for deposition of a SiCNO layer and their respective gas flow ranges, with the actual gas flow amount dependent upon the application and wafer size. The chamber pressure may be kept at 2-4 Torr with a temperature maintained at 325-400 °C, and the RF power at 200-400 W.



Gas	Flow Rate (sccm)
He	100-300
$\text{SiH}(\text{CH}_3)_3/\text{Si}(\text{CH}_3)_4$	50-150
$\text{NH}_3$	100-300
$\text{CO}_2(\text{O}_2)$	200-400

Table 1

[0023] Instead of using PECVD, the SiCNO layer can also be deposited using high density plasma (HDP) deposition. HDP chemical vapor deposition (CVD) processes typically operate at a pressure range several (two to three) orders of magnitude lower than corresponding PECVD processes (i.e., in the milliTorr range). Moreover, in an HDP reactor, power is coupled inductively, instead of capacitively, to the plasma, resulting in higher plasma density. Consequently, in an HDP reactor, because of the pressure and plasma characteristics, the atoms impinging on the depositing film surface are much more energetic than in a PECVD reactor, such that gas-solid collisions may result in sputtering of the deposited film. Another characteristic of HDP deposition is that increased bias power applied to the wafer results in an increased in situ sputter etch component, thereby decreasing the deposition rate.

[0024] Fig. 3 illustrates a chemical cell structure of SiCNO illustrating the bonds connecting Si to O, N, and CH<sub>3</sub>. Due to the bond between Si and O, a lower

leakage current is obtained. Further, a lower breakdown voltage is also achieved. The SiCNO dielectric diffusion barrier layer is critical as it effectively prevents copper diffusion into the ILD layers, while exhibiting low leakage current. For example, SiN may have a breakdown voltage around 7V while the SiCNO has one around 5.9V. The improved barrier layer has a lower dielectric constant around 4.2 while SiN has a higher value of 7.2 and 4.8 for SiC. In addition, the SiCNO barrier layer has a leakage current around  $1.02\text{E-}9\text{ A/cm}^2$  at 2 MV/cm, which is better than  $3.17\text{E-}8\text{ A/cm}^2$  of SiCN under the same condition. It is thus suitable for low K process with no additional significant alterations needed for the process. Table 2 below summarizes the features of SiCNO as comparing to other materials.

	SiC	Si <sub>3</sub> N <sub>4</sub>	SiCN	SiCNO
Breakdown Voltage (V)	4.6	7	5	5.9
Dielectric Constant	4.8	7.2	5	4.2
Leakage Current at 2 mV/cm ( $10^{-9}\text{A/cm}^2$ )	6.42	0.898	3.17	1.02

Table 2

[0025] As a result of using the improved SiCNO layer, and as shown in Table 3 below, the semiconductor fabrication process generates a high density film and high via etch electivity. The SiCNO layer also demonstrate a high resistance against heat and moisture conditions. Another feature of the SiCNO barrier layer is that the adhesion to Cu is better than SiC, and at least is comparable with SiN.

Material	Density	Via Dry Etch Rate	Via Dry Etch Rate	Selectivity
SiC	1.7807	246	492	5.23171
SiCNO	1.825	206	412	6.24767

Table 3

[0026] The present disclosure provides cost effective efficient methodology to form reliable Cu metallization with improved electromigration resistance and better adhesion between copper based layers. The present disclosure can be employed in manufacturing various types of semiconductor devices, particularly semiconductor devices having submicron features and high aspect ratio openings.

[0027] In the previous description, numerous specific details are set forth, such as specific materials, structures, chemicals, processes, etc, in order to provide a better understanding of the present disclosure. However, the present disclosure can be practiced without resorting to the details specifically set forth. In other instances, well known processing structures have not been described in order not

to unnecessarily obscure the present disclosure. It will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention, as set forth in the following claims.